

Yasuhiro WAKIMOTO

U.S. Appl. No. 09/652,023  
Docket No.: 108391-00011

stored in said first memory unit, wherein said load module includes instructions and data;

a copying unit which copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

B1 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code copied to said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said logical address assigned with said physical address of said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said logical address assigned with said physical address of said second memory unit.

B2 7/4 (Twice Amended) A microprocessor to which a plurality of memory units having physical addresses different from each other are externally connected, said microprocessor comprising:

a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit, wherein said load module includes instructions and data;

Yasuhiro WAKIMOTO

U.S. Appln. No. 09/652,023  
Docket No.: 108391-00011

a processing unit which temporarily stores and copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

B2 a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code stored in said second memory unit, wherein

said first address conversion unit comprises a first comparator that compares a requested logical address with said logical address assigned with said physical address of said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said logical address assigned with said physical address of said second memory unit.

B3 1-2/7. (Twice Amended) A memory device comprising:

a plurality of memory units having physical addresses different from each other;

a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memories to a logical address of a load module stored in said first memory unit, wherein said load module includes instructions and data;

a copying unit which copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

Yasuhiro WAKIMOTO

U.S. Appl. No. 09/652,023  
Docket No.: 108391-00011

a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code copied to said second memory unit, wherein

3  
said first address conversion unit comprises a first comparator that compares a requested logical address with said logical address assigned with said physical address of said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said logical address assigned with said physical address of said second memory unit.

19  
12. (Twice Amended) A memory device comprising:

a plurality of memory units having physical addresses different from each other;

34  
a first address conversion unit which assigns a physical address of a first memory unit out of said plurality of memory units to a logical address of a load module stored in said first memory unit, wherein said load module includes instructions and data;

a processing unit means which temporarily stores and copies an instruction code from said load module stored in said first memory unit to a second memory unit out of said plurality of memory units; and

a second address conversion unit which assigns a physical address of said second memory unit to a logical address of the instruction code stored in said second memory unit, wherein

Yasuhiro WAKIMOTO

U.S. Appl. No. 09/652,023  
Docket No.: 108391-00011

said first address conversion unit comprises a first comparator that compares a requested logical address with said logical address assigned with said physical address of said first memory unit, and

said second address conversion unit comprises a second comparator that compares said requested logical address with said logical address assigned with said physical address of said second memory unit.

\*\*\*\*\*

A marked-up version of the amended claims is enclosed as required by 37 C.F.R. § 1.121.